

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A

**RFOSR-TR-** S 4 = 0 5 5 5.

(3)

# Final Technical Report

of

AFOSR Grant No. AFOSR-78-3582p

Test Procedures and Design Methods for Reliable Large Scale

Integrated Circuits and Systems


Submitted by

Sudhakar M. Reddy

Division of Information Engineering

University of Iowa

Iowa City, Iowa 52242



January, 1984

Approved for public release; distribution unlimited.

84 07 24 047

TE FILE COI

AD-A143 324

REPORT DOCUMENTATION PAGE					
1a REPORT SECURITY CLASSIFICATION UNCLASSIFIED		IB. RESTRICTIVE MARKINGS			
28. SECURITY CLASSIFICATION AUTHORITY		3. DISTRIBUTION/AVAILABILITY OF REPORT			
		Approved for public release; distribution			
26. DECLASSIFICATION/DOWNGRADING SCHEDULE		unlimited.			
4, PERFORMING ORGANIZATION REPORT NUMBER(S)		AFOSR-TR. 84-0555			
64. NAME OF PERFORMING ORGANIZATION	66. OFFICE SYMBOL	Air Force Office of Scientific Research			
University of Iowa	(If applicable)				
6c. ADDRESS (City, State and ZIP Code)	<del></del>	7b. ADDRESS (City, State and ZIP Code)			
Department of Electrical and Computer		Directorate of Mathematical & Information			
Engineering, Iowa City IA 52242		Sciences, Bolling AFB DC 20332			
8. NAME OF FUNDING/SPONSORING ORGANIZATION	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
AFOSR	NIM	AFCSR-78-3582			
8c. ADDRESS (City, State and ZIP Code)		10. SOURCE OF FUNDING NOS.			
		PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO.	WORK UNIT
Bolling AFB DC 2033	2	61102F	2304	A6	NO.
* * TITE Havinda Security Classification)	<del></del>	1 011021	2304	AO	,
TEST PROCEDURES AND DESIGN M CIRCUITS AND SYSTEMS	ETHODS FOR RELIAB	LE LARGE SCALE	INTEGRALE	.b	•
Sudhakar M. Reddy					
13a. TYPE OF REPORT 13b. TIME COVERED		14. DATE OF REPORT (Yr., Mo., Day) 15. PAGE COUNT			
Final FROM_ 16 SUPPLEMENTARY NOTATION	<u>1/9/82</u> το31/8/83	JAN 84	: 	6	
TO SOFF CEMENTAL HOTATION					
7 COSATI CODES 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number)				eri	
FIELD GROUP SUB.CR.					
19 ABSTER LT Continue on reverse if necessary	and identify by block minimum				
The following four major pro supported: (1) procedures to design of fault-tolerant com iterative logic arrays; and	o detect faults i puting networks;	n random acces	s memories testable m	; (2) anal; icroprocess	rsis and cors and
20 DICTRIBUTION AVAILABILITY OF ABST UNCLASSIFIED UNLIMITED E SAME AS R 224 NAME OF RESPONSIBLE INDIVIDUAL	_	21 ABSTRACT SECTION LABORITIED		CATION CATIONS	MBs. L
	ilneiudi Area Cu	ode i	1		
CPT Brian W. Woodruff	767= 5	ou2 <b>7</b>			

## 1. Summary of Results Obtained:

The following four major problem areas were investigated in the course of the research supported:

- (i) procedures to detect faults in random access memories
- (ii) analysis and design of fault-tolerant computing networks
- (iii) design of testable microprocessors and iterative logic arrays
- and (iv) design and analysis of fault-tolerant connection networks.

The results derived have all been presented in major technical publications and conference proceedings. Summaries of the results obtained are given below:

- (i) Random Access Memory Faults: Optimal procedures to detect functional and a class of pattern sensitive faults have been derived [1-4, a]\*. The procedures allow the detection of most probable faults in static and dynamic random access memories
- (ii) Computing Networks: A model for distributed fault-diagnosis and fault tolerance was proposed [8]. Various methods to analyze and design fault-tolerant distributed computing networks and methods for recovery in the presence of faults were studied [8, 10, 12, 13, 15, 18, 19, 21, 22, 24].
- (iii) Testable Microprocessors: A method to design testable microprocessors, which involved the design of address bus as a bidirectional bus proposed and analyzed [17, 25]. Methods to derive testable iterative logic arrays were studied [5, 16]. The results in this latter area are applicable to the design of bit sliced machines.

<sup>\*</sup>References are given in the publications section.

- (iv) Connection networks: Connection networks are used for high bandwidth connections between processors or processors and memories. Methods to analyze and design fault-tolerant connection networks were investigated [7, 55].
- (v) Problems in fault diagnosis: Several problems in fault diagnosis in general logic networks were investigated [6, 20, 23]. The most important result was the observation that transistor stuck-open faults in CMOS logic networks pose difficulties in designing tests to detect them due to circuit delays [23]. Methods to design CMOS Logic circuits that are testable in the presence of arbitrary circuit delays were proposed [23].





### II. List of Publications:

### Papers

- 1. Suk, D.S. and Reddy, S.M., "A Fault Detecting Test for Semiconductor Random Access Memories," 16th Annual Allerton Conference on Computing and System Theory, October 1978.
- Suk, D.S. and Reddy, S.M., "A March Test for Functional Faults in Semiconductor Random Access Memories," <u>IEEE Trans. Comp.</u>, pp. 932-985, December 1981.
- 3. Suk, D.S. and Reddy, S.M., "An Algorithm to Detect a Class of Pattern Sensitive Faults in Semiconductor Random Access Memories,"

  Proceedings of the International Symposium on Fault-Tolerant

  Computing, pp. 219-226, June 1979.
- 4. Reddy, S.M., "A Procedure to Detect Stuck-at-Faults in Dynamic Random Access Memories," Proceedings of the 1979 Conference on Information Sciences and Systems, pp. 310-313, March 1979.
- Parthasarathy, R. and Reddy, S.M., "On Fault Diagnosis of Iterative Logic Arrays," Proceedings of Seventeenth Annual Allerton Conference on Communication, Control and Computing, October 1979.
- 6. Reddy, S.M., "Fault Diagnosis by Compressed Test Data," 17th Annual Allerton Conference on Computing, Controls and Communication, October 1979.
- 7. Sowrirajan, S. and Reddy, S.M., "A Design for Fault-Tolerant Full Connection Networks," <u>Proceedings of the 1980 Conference on Information Sciences and Systems</u>, pp. 536-540, March 1980.
- 8. Kuhl, J.G. and Reddy, S.M., "Distributed Fault-Tolerance for Large Multiprocessor Systems," <u>Proceedings of the 7th Annual Computer Architecture Conference</u>, pp. 23-30, May 1980.
- 9. Suk, D.S. and Reddy, S.M., "Test Procedures for a Class of Pattern-Sensitive Fault in Semiconductor Random Access Memories," <u>IEEE Transactions on Computers</u>, pp. 419-429, June 1980.
- 10. Kuhl, J.G. and Reddy, S.M., "Some Extensions to the Theory of System Level Fault Diagnosis," <u>Digest of Papers of the 10th International Symposium on Fault-Tolerant Computing</u>, pp. 291-290, October 1980.
- 11. Saluja, K.K. and Reddy, S.M., "A Class of Undirected Graphs, Proc. of the 15th Annual Conference on Information Sciences and Systems, pp. 388-393, March 1981.
- 12. Kuhl, J.G. and Reddy, S.M., "Fault Diagnosis in Fully Distributed Computing Systems," <u>Proc. 11th International Symp. on Fault-Tolerant Computing</u>, June 1981.

- II. Papers (continued)
- Pradhan, D.K. and Reddy, S.M., "A Fault-Tolerant Communication Architecture for Distributed Systems," The 11th Annual International Symposium on Fault-Tolerant Computing, pp. 214-219, June 1981.
- Sowrirajan, S. and Reddy, S.M., "Fault Diagnosis and Fault-Tolerance in Concentrators," <u>Proceedings of the International Conference on Parallel Processing</u>, August 1981.
- 15. Kuhl, J.G. and Reddy, S.M., "Some Properties of the Binary N-Cube as a Network Interconnection Structure", Proceedings of the Nineteenth Annual Allerton Conference on Communication, Control and Systems, September 1981.
- 16. Parthasarathy, R. and Reddy, S.M., "A Testable Design of Iterative Logic Arrays," <u>IEEE Transactions on Computers</u>, pp. 833-842, November 1981.
- 17. Parthasarathy, R., Reddy, S.M. and Kuhl, J.G., "A Testable Design of General Purpose Microprocessors," <u>Proceedings of 12th International Symposium on Fault-Tolerant Computing</u>, June 1982.
- 18. Pradhan, D.K. and Reddy, S.M., "A Fault-Tolerant Communication Architecture for Distributed Systems," <u>IEEE Transactions on Computers</u>, pp. 863-870, September 1982.
- 19. Reddy, S.M., Kuhl, J.G., Hosseini, S.H. and Lee, H., "On Digraphs with Minimum Diameter and Maximum Connectivity," in Proc. of the 20th Annual Allerton Conference on Circuits and Systems, October 1982.
- 20. Reddy, S.M., Reddy, M.K. and Kuhl, J.G., "Testable Design for Stuckat-Open Faults in CMOS Logic Circuits," Sixth Annual Workshop on Design for Testability, Vail, Colorado, April 13,14, 1983.
- 21. Hosseini, S.H., Kuhl, J.G. and Reddy, S.M., "An Integrated Approach to Error Recovery in Distributed Computing Systems," Proc. of 12th International Symposium on Fault-Tolerant Computing, pp. 56-63, June 1983.
- 22. Reddy, S.M., Raghavan, P. and Kuhl, J.G., "A Class of Graphs for Processor Interconnection," <u>Proceedings of the 1983 International Conference on Parallel Processing</u>, pp. 154-157, August 1983.
- Reddy, S.M., Reddy, M.K. and Kuhl, J.G., "On Testable Design for CMOS Logic Circuits," <u>Proceedings of 1983 International Test Conference</u>, pp. 435-445, October 1983.
- 24. Hosseini, S.H., Kuhl, J.G. and Reddy, S.M., "A Diagnosis Algorithm for Distributed Computing Systems with Dynamic Failure and Repair," to be published in IEEETC.
- 25. S. Nanda and S.M. Reddy, "Design of Easily Testable Microprocessors Case Study", <u>Proceedings of 1982 International Test Conference</u>, pp. 480-483, November 1982.

# II. List of Publications (continued):

### Theses

- 1. D.S. Suk, "Functional and Pattern Sensitive Fault Testing Algorithms for the Semiconductor Random Access Memories", Ph.D. Thesis Electrical Engineering, The University of Iowa, Iowa City, Iowa, July 1978.
- 2. J.G. Kuhl, "Fault Diagnosis in Computing Networks", Ph.D. Thesis, University of Iowa, Iowa City, Iowa, July 1980.
- 3. S. Sowrirajan, "Fault Diagnosis and Fault-Tolerance in Connection Networks", Ph.D. Thesis, Electrical and Computer Engineering. University of Iowa, July 1981.
- 4. R. Parthasaratny, "Easily Testable LSI Digital Circuits", Ph.D. Thesis, Electrical and Computer Engineering, University of Iowa, Iowa City, Iowa, December 1981.
- 5. Nanda, "A Gate Level Logic Simulator for Sequential Machines", M.S. Thesis, Electrical and Computer Engineering, University of Iowa, Iowa City, Iowa, May 1982.
- 6. S.H. Hosseini, "Fault-Tolerance in Distributed Computing Systems and Data Bases", Ph.D. Thesis, Electrical and Computer Engineering, University of Iowa, Iowa City, Iowa, August 1982.

# END

FILMED

8-84

DTIC